

Unit / Module Description:	PCIe/104 OneBank + ARM + FPGA + FMC carrier
Unit / Module Number:	EMC <sup>2</sup> -DP V2
Document Issue Number:	1.2_2715
Original Issue Date:	2 <sup>nd</sup> June 2016
Original Author:	Timoteo Garcia

# EMC<sup>2</sup>-DP V2 STARTER'S GUIDE

## PCIe/104 OneBank™ Carrier for 40mm x 50mm SoM + VITA57.1 FMC™ Modules



**Sundance Multiprocessor Technology Ltd,**

Chiltern House, Waterside, Chesham, Bucks, HP5 1PS, UK.

This document is the property of Sundance and may not be copied nor communicated to a third party without prior written permission.

© Sundance Multiprocessor Technology Limited 2015



## Revision History

Issue	Changes Made	Date	Initials
1.0	First draft.	2/6/16	TG
1.1	Added the board files for EMC <sup>2</sup> . Updated information about boot images. Added HDMI test project tutorial. Added information about the SEIC connector.	23/6/16	TG
1.2	Added warning at 1.1.2	04/8/16	TG

# Table of Contents

<b>1</b>	<b>Introduction .....</b>	<b>4</b>
1.1	Hardware .....	4
1.1.1	How can I connect the EMC <sup>2</sup> to the PSU? .....	4
1.1.2	How can I configure the IO Voltages? .....	6
1.1.3	How can I configure the board to use PCIe? .....	8
1.1.4	How can I boot from flash or SD card? .....	10
1.1.5	Information about the SEIC Connector .....	11
1.2	Software .....	13
1.2.1	How can I use Vivado with the EMC <sup>2</sup> ? .....	13
1.2.2	How can I create a Zynq FSBL for the EMC <sup>2</sup> ? .....	17
1.2.3	How can I create SD boot file? .....	25
1.2.4	How can I program the FPGA from Flash in Vivado? .....	27
1.2.5	How can I create a HDMI test project? .....	30

# 1 Introduction

This document is a guide for those who own an EMC<sup>2</sup>-DP V2, and gives an overview of both hardware and software capabilities in order to set the board up to be used in any system.

This guide provides general information about how to configure the IO voltages, upstream port of the PCIe, flash and SD boot configuration, and quick tutorials of how to make a new project either in Vivado or SDK environments

Any information related to the board that is not found in this document, can be found either in [EMC<sup>2</sup>-DP Design Specification \(QCF51\)](#), or [EMC<sup>2</sup> Board IO](#). In any other case, contact us for more help.

## 1.1 Hardware

### 1.1.1 How can I connect the EMC<sup>2</sup> to the PSU?

The EMC<sup>2</sup> works well with any power supply which provides the 12, 3.3 and 5V necessary for the board to work with all its capabilities. The one we recommend is the power supply [FSP300-60GHS](#).



Figure 1: Power supply

Connect the power supply to the board, using the following cable:




Figure 2: Cable for the PSU

And connect the cable to the board.




Figure 3: Connecting the EMC<sup>2</sup> to the PSU

Turn on the PSU connecting it through the power connector and switching it on.




Figure 4: EMC<sup>2</sup> fully working



### 1.1.2 How can I configure the IO Voltages?

**WARNING: Never configure the IO Voltages with the board powered up!**

This board needs an external supply of 3.3V for most of the components on board, as well as 5V and 12V for the PCIe and FMC ports. The IO voltages for the FPGA banks can be selected through the jumpers shown in the picture.




Figure 5: JP7 and JP8

JP7 and JP8 select the different voltages available as follows:

3.3V: Position 1-2




Figure 6: 3.3V selection

2.5V: Position 2-JP7A and 2-JP8A




Figure 7: 2.5V selection

1.8V: Position 2-3




Figure 8: 1.8V selection

JP7 selects the voltage which feeds mainly the HDMI and SEIC related signals (bank 34), while JP8 selects the voltage which feeds mainly the FMC related signals (banks 35, 13)

### 1.1.3 How can I configure the board to use PCIe?

The EMC<sup>2</sup> can work in host or add/on mode, depending on the application and the needs of the user.

In case of using the EMC<sup>2</sup> as host, there is one thing the user must do:

- JP12 must be set up, as it's related to the "clock select" pin at the PCIe, and it will provide the 100MHz reference clock.




Figure 9: Host Jumper

If the board is used on a stack, it can be used in add/on mode, where JP12 should be unconnected.

To select the upstream port, SW2 should be configured as follows:




Figure 10: Upstream port selection



(PEX) Port 0 : (Pcie) Lane 0 : 0000(LLLL) : All On  
(PEX) Port 4 : (Pcie) Lane 1 : 0100(LHLL) : On-Off-On-On  
(PEX) Port 1 : (Pcie) Lane 4 : 0001(LL LH) : Off-On-On-On  
(PEX) Port 5 : (Pcie) Lane 5 : 0101(LHLH) : On-Off-On-Off  
(PEX) Port 7 : (Pcie) Lane 6 : 0110(LHHL) : Off-Off-Off-On  
(PEX) Port 9 : (Pcie) Lane 7 : 0111(LHHH) : On-Off-Off-Off

Where the PEX Port and Pcie Lane are the same thing, but called differently.  
L corresponds to “On” and H to “Off” from SW2.

Here there is an example of how JP12 and SW2 should be to set the board as host.



Figure 11: JP12 sets the host mode, SW2 selects port 0 as upstream port

#### 1.1.4 How can I boot from flash or SD card?

The jumper (JP11) is the boot mode for the "flash devices" to be set from the EMC<sup>2</sup>.




Figure 12: Boot mode selection

The positions depending on where the user wants to boot from are:

- QSPI flash mode:

Position 1-2, resides on the Zynq MIO 1..6.

- SD card mode:

Position 2-3, (closet to JP12) resides on the Zynq MIO 40..45.

At Figure 7, Next to JP12, JP11 is set as SD booting mode.

### 1.1.5 Information about the SEIC Connector

The EMC<sup>2</sup>-DP has most of its capabilities available at the extension board, accessible through the SEIC connector.




Figure 13: SEIC extension board

This connector is labelled as J3 and J4 on the extension board and main board respectively.




Figure 14: SEIC connector



The pinout of the SEIC is represented in this schematic, where the top pins of both J3 and J4 are connected, as well as the bottom pins.



Figure 15: SEIC Connector Pinout



## 1.2 Software

### 1.2.1 How can I use Vivado with the EMC<sup>2</sup>?

The EMC<sup>2</sup> is well supported in Vivado 15.2 and it's recommended to use always the newer versions.

For Vivado 15.4 and newer versions, board files for the EMC<sup>2</sup>-Z7015 and EMC<sup>2</sup>-Z7030 are available.

Board files from [Trenz Electronic](#) can be used depending on the module installed on the carrier.

This will make life easier for the user when assign constraints related to MGT signals, or MIO pins in Zynq architecture.

All the pin locations for the SEIC devices and FMC are described in the [EMC<sup>2</sup> Board IO](#) document.

To include the board files in your system, download the corresponding files, and add them at the installation path of Vivado, normally:

*C:\Xilinx\Vivado\2015.X\data\boards\board\_files*




Figure 16: Board files path

To use the board files in a project, do as follows.

Open Vivado and create a new project:




Figure 17: Create a new project

Click “Next” and select the path of the project.

Choose RTL project and mark the square “Do not specify sources at this time” in case the project won’t import any source and it’s a blank project.

Then, when Vivado asks for a device part, select “Boards”, and choose either the EMC<sup>2</sup>-Z7015, EMC<sup>2</sup>-Z7030 or compatible modules from Trenz:




Figure 18: Board file selection

Once the project is opened, the user can notice the information about the board and the part used.




Figure 19: Board information in Vivado

As soon as the user creates a new block design in IP Integrator, will have available some interfaces already set up and ready to use:




Figure 20: Board interfaces in IP Integrator

The interfaces available are those ones related to the FPGA pins. To use the rest of the capabilities, they can be used through the MIO pins in the PS of the Zynq.

As an example, to select one of the outputs of the clock synthesizer (Si5338), just double clic on Si5338 Clock Outputs, at Clock Sources:




Figure 21: How to use interfaces in IPI

Select Ouput CLK0 as component mode, and Clocking Wizard as IP. Automatically, the input will be assigned to the IP selected.

Remember that this capabilities are made so that the user can access easier to them. The outputs of this clock synthesizer must be preconfigured through IIC in order to use them.




Figure 22: Block generated through the interface

For the FMC Interface, HDMI and MGT signals on board, there is a constraints file available to use. The HDMI can be tested following the tutorial in this document.



## 1.2.2 How can I create a Zynq FSBL for the EMC??

To create a FSBL is necessary to determine the hardware of the system through Vivado, and export that hardware to SDK environment, where it's possible to create a FSBL based on this hardware defined previously.

As an example, a simple project will be created to show the procedure:

Following the steps mentioned at 1.2.1, a project with a TE0715-01-30 part, called "FSBL\_example" has been created.

Clic "Create block design" in the GUI of Vivado, and choose a name for it:




Figure 23: Create block design

Add a Zynq Processing System IP block, and connect FCLK\_CLK0 to M\_AXI\_GP0\_ACLK.




Figure 24: Zynq Processing System

Then, clic Run Block Automation, and press “OK”.






Figure 25: Run Block Automation

The MIO pins are automatically assigned. If the user needs to add/configure more capabilities, as UART, GPIO pins, etc, make double clic in the Zynq Processing System, and select them



It is highly recommended to read the Zynq documentation from Xilinx to understand the architecture and be able to configure the Zynq properly. For this example, Uart 0 will be added.



Clic “Validate design” and then “OK”



Figure 28: Validate design

Create a Wrapper of the design, as follows:




Figure 29: HDL Wrapper



Generate the Bitstream, tool easy to find in the Flow Navigator.

Now is time to export the hardware. Select “File -> Export -> Export Hardware”




Figure 30: Export hardware

Mark “Include Bitstream”, and export.




Figure 31: Export hardware including the bitstream

Launch the SDK ("File -> Launch SDK")

The SDK opens automatically our project, where the user can see the ps7\_init project, which initialises the PS in the Zynq.




Figure 32: SDK

To create a FSBL, go to "File -> New -> Application Project"




Figure 33: Export hardware including the bitstream

Give a name to the project, for example “FSBL”. It’s intuitive, as it shows the hardware platform (HDL Wrapper exported previously), the ARM core selected from the Zynq, and the OS platform.

Press next and select “Zynq FSBL”




Figure 34: Zynq FSBL project

Press “Finish” and the FSBL project will be added.

Now the user has a `ps7_init` source in this project that can be used for initialise the PS at the FSBL. It's recommended to check out the `file system.mss` from the `bsp` project, because depending on the hardware exported, the user can find different code examples from Xilinx for the different peripherals included in the Zynq processing system (UART, DDR, I2C, USB, etc).



### 1.2.3 How can I create SD boot file?

Based on 1.2.2, in this example the FSBL project will be exported as .bif and .bin files, to boot from SD card.

Clic “FSBL -> Create Boot Image”




Figure 35: Create boot image

The user can now see that SDK tries to export a .bif file, from the .elf file (FSBL project in SDK) and the .bit file (Vivado bitstream file).




Figure 36: Create image

Press “Create Image”.

Now in the following path, where nameoftheproject was FSBL\_example, there should be a .bin file called “BOOT.bin” and a .bif file called “FSBL.bif”

*C:\nameoftheproject\nameoftheproject\FSBL\_example.sdk\FSBL\bootimage*

This .bin file can be included in a SD card, and selecting the jumpers on the EMC<sup>2</sup> to boot from SD, described in this document, the Zynq will be configured when powering up the board.

Remember that in this case is assumed that the project run in the Zynq is the FSBL itself. The PS needs to be always configured, that’s the reason why SDK assumes the first file as “bootloader”. To run any other application, there should be 3 partitions: FSBL.elf (bootloader), .bit file (PL) and .elf file (application).

This steps are for Windows users.

## 1.2.4 How can I program the FPGA from Flash in Vivado?

To program the FPGA from flash, the user needs to erase the flash and program the FPGA with a .bin file.

Open the FSBL\_example project created in 1.2.1 in Vivado.

This project has a .bit file generated, but to program the flash a .bin file is needed. To let Vivado know that, it's possible to do it going to "Project Settings" in the Vivado Flow Navigator, and mark the .bin option in Bitstream options.




Figure 37: Project settings

Now rewrite the bitstream, and open the hardware manager.

Connect the EMC<sup>2</sup> to the computer through JTAG, and power the board up:




Figure 38: Set the hardware and open the Hardware Manager

Open a new target, and the EMC<sup>2</sup> will be recognized by the software




Figure 39: Open target



The user can see at this point that the hardware manager sees the PL and the PS from the Zynq (FPGA + ARM). Press “Next” and “Finish”.

Not to program the Flash, we have to Clic “Add Configuration Memory Device”




Figure 40: Add Configuration Memory Device

Select the Flash device, in this case S25FL256S (Spansion).




Figure 41: Choose the .bin file

Choose the .bin file, that should be in the following path, and program the flash.  
*C:/FSBL\_example/FSBL\_example/FSBL\_example.runs/impl\_1/design\_1\_wrapper.bin*

## 1.2.5 How can I create a HDMI test project?

To test the HDMI interface, Trenz provides a design [here](#).

In this document it will be shown how to create a working project, which displays a picture through the HDMI port, using Trenz IP Cores.

This project currently works in Vivado 15.2. The tutorial shown from here has been done with the EMC<sup>2</sup>-Z7015 Board files, and the constraints file provided.

Open a new project in Vivado, and add into the IP catalog the repositories needed for the project, which include the cores “video\_io\_to\_hdmi” and “axis\_fb\_conv”.




Figure 42: Adding repositories

Create a new block design in IPI, and add a Zynq Processing System. For this project it will be needed I<sup>2</sup>C, Uart and SD capabilities assigned to the MIO pins.

The I<sup>2</sup>C will be the protocol of communication, and the project will be booted through an SD card.




Figure 43: Selecting MIO pins

Configure the clock outputs of the Zynq. For this project there will be 2 main clock sources, 100MHz and 75MHz respectively.

The 100MHz clock will feed the AXI interconnections, while the 75MHz clock will be related to the video controller blocks.




Figure 44: Configuring clocks



Activate the interrupts as well.




Figure 45: Interrupts

Run Block Automation, and the Zynq will assign the DDR and FIXED\_IO ports.




Figure 46: Run Automation

Add the Video Direct Memory Access, Test Pattern Generator and Video Timing Controller blocks.




Figure 47: Adding blocks

Configure the Video Direct Memory Access block as follows.




Figure 48: Configuring DMA

The Video Timing Controller as follows.




Figure 49: Configuring Video Timing Controller



The Test Pattern Generator as follows.




Figure 50: Configuring Test Pattern Generator

Running Connection Automation, assign the blocks to CLK0, which should be configured as 100MHz.




Figure 51: Assigning clocks

Select the Zynq as Master of the system.




Figure 52: Adding blocks

The system should look like this for now, having the Zynq as Master of the three blocks which will be the interface with the HDMI onboard.




Figure 53: First look

Open a slave port in the Zynq, so that the DMA can be Master of it.




Figure 54: Adding a slave port



Connect the following outputs into a AXI4 Stream to Video Out block, and its output to the video\_io\_to\_hdmi block provided by Trenz.




Figure 57: HDMI Interface blocks

Assign the 75MHz clock to the corresponding pins, respecting the resets and AXI Interconnect pins.




Figure 58: Clock connections



Create the ct\_hpd and ls\_oe ports, assigning “VCC” to them, as well as the clock enables.




Figure 59: Adding ports

Connect the rest of the general clocks, and the clock enable of Video Timing Controller from the Stream to Video Out output.






Figure 60: Connecting the rest of the clocks

EMC<sup>2</sup>-DP

Create the `cec_clk` port, and connect it to “ground”.



Validate the design, and write the Bitstream.

Export the hardware and launch the SDK. Create a new application project, called FSBL, and import the HDMI application.

To create the boot file, 4 files are needed:

- FSBL.elf file, to configure the PS

- .bit file generated in Vivado.

- hdmi.elf file, application which configures the HDMI chip.

- picture.rgb, addressed with a value of 0x38000000, which is the picture shown in the screen.




Figure 63: Creating Boot Image

Create the image, and place the .bin file into an SD Card.

Powering up the board, the PS will be configured, the hardware implemented in the PL, and the HDMI application will be run, generating the picture in the screen.




Figure 64: Test running