We are currently investigating how to deploy and debug code on the Sundance board.
We will use JTAG to do so.
What JTAG probe do you advise to use?
We're looking for something that is compatible with OpenOCD (http://openocd.org/), at least in the first stages of development.
Best regards,
Antonio Paolillo
HIPPEROS S.A. Senior Developer
antonio.paolillo@hipperos.com
Software JTAG Probe for Xilinz Zynq SoC
- Flemming_Christensen
- Posts: 278
- Joined: Thu Jun 09, 2016 11:50 am
- Location: Chesham
- Contact:
Software JTAG Probe for Xilinz Zynq SoC
- Flemming_Christensen
- Posts: 278
- Joined: Thu Jun 09, 2016 11:50 am
- Location: Chesham
- Contact:
Re: Software JTAG Probe for Xilinz Zynq SoC
- and I noticed that a Xilinx Zynq was NOT on the supported devices, so not sure that OpenOCD is the route forward. Sundance mainly uses the JTAG from debug of the hardware/fabric part of the Zynq.
Anybody got anything to add?
Flemming
Anybody got anything to add?
Flemming
- Antonio.Paolillo
- Posts: 78
- Joined: Thu Jun 09, 2016 4:26 pm
Re: Software JTAG Probe for Xilinz Zynq SoC
It looks like Zynq-7000 is supported by OpenOCD, as a simple search in the binary folder of openocd shows:
Also, Google gives encouraging results too:
https://devel.rtems.org/wiki/Debugging/ ... ilinx_Zynq
https://sourceforge.net/p/openocd/mailm ... /32130201/
https://github.com/arduino/OpenOCD/blob ... q_7000.cfg
https://github.com/arduino/OpenOCD/blob ... q_7000.cfg
Code: Select all
antonio@AntoUlbLab:/opt/openocd-0.10.0_20160324_b6c4a5db3e/share$ grep -rin "zynq"
openocd/scripts/board/adapteva_parallella1.cfg:7:source [find target/zynq_7000.cfg]
openocd/scripts/board/digilent_zedboard.cfg:2:# Digilent Zedboard Rev.C, Rev.D with Xilinx Zynq chip
openocd/scripts/board/digilent_zedboard.cfg:11:source [find target/zynq_7000.cfg]
openocd/scripts/target/zynq_7000.cfg:2:# Xilinx Zynq-7000 All Programmable SoC
openocd/scripts/target/zynq_7000.cfg:4:# http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/index.htm
openocd/scripts/target/zynq_7000.cfg:7:set _CHIPNAME zynq
openocd/scripts/target/zynq_7000.cfg:10:jtag newtap zynq_pl bs -irlen 6 -ircapture 0x1 -irmask 0x03 \
Also, Google gives encouraging results too:
https://devel.rtems.org/wiki/Debugging/ ... ilinx_Zynq
https://sourceforge.net/p/openocd/mailm ... /32130201/
https://github.com/arduino/OpenOCD/blob ... q_7000.cfg
https://github.com/arduino/OpenOCD/blob ... q_7000.cfg
Re: Software JTAG Probe for Xilinz Zynq SoC
Hi,
What we've always used is Uart. Use Uart0 in MIO pins 14-15, you can "activate" them in the Zynq processor system IP block in IP Integrator, in "MIO Configuration"
I will have a look for JTAG.
Regards,
Timoteo
What we've always used is Uart. Use Uart0 in MIO pins 14-15, you can "activate" them in the Zynq processor system IP block in IP Integrator, in "MIO Configuration"
I will have a look for JTAG.
Regards,
Timoteo
Re: Software JTAG Probe for Xilinz Zynq SoC
Hi again,
Maybe you find this useful:
https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/JTAG-for-ZYNQ/td-p/399745
As one of the users in that thread says, read the chapter 27 of the Zynq document
http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf
I hope that's helpful.
As Ive never used JTAG to debug, I don't know. When I tried to take advantage in SDK from the Xilinx code examples, every time I wanted to import new application projects, a UART unit is needed for it as far as I remember, at least to create a "Hello World" project.
Regards,
Timoteo
Maybe you find this useful:
https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/JTAG-for-ZYNQ/td-p/399745
As one of the users in that thread says, read the chapter 27 of the Zynq document
http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf
I hope that's helpful.
As Ive never used JTAG to debug, I don't know. When I tried to take advantage in SDK from the Xilinx code examples, every time I wanted to import new application projects, a UART unit is needed for it as far as I remember, at least to create a "Hello World" project.
Regards,
Timoteo
- Antonio.Paolillo
- Posts: 78
- Joined: Thu Jun 09, 2016 4:26 pm
Re: Software JTAG Probe for Xilinz Zynq SoC
Good news!
We managed to debug the EMC2/Trenz board with the lauterbach tools
It was not working previously because of the space between the trenz and the sundance board, but now that we properly connected them together, the debugging tool was working directly
(Therefore with this space the JTAG pins weren't properly connected before)
We are now pursuing investigation to make OpenOCD works too, to support more affordable tools.
Regards,
Antonio
We managed to debug the EMC2/Trenz board with the lauterbach tools
It was not working previously because of the space between the trenz and the sundance board, but now that we properly connected them together, the debugging tool was working directly
(Therefore with this space the JTAG pins weren't properly connected before)
We are now pursuing investigation to make OpenOCD works too, to support more affordable tools.
Regards,
Antonio
Return to “FAQ about Tulipp Development Platform”
Who is online
Users browsing this forum: No registered users and 6 guests